



# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANTS:

Bellantoni et al.

**SERIAL NO.:** 

10/820,435

GROUP NO.:

2123

FILING DATE:

08-Apr-04

**EXAMINER:** 

Not yet assigned

TITLE:

System-Level Simulation of Devices Having Diverse Timing

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

# INFORMATION DISCLOSURE STATEMENT

Sir:

In accordance with the provisions of 37 C.F.R. 1.97 and 1.98, Applicants hereby make of record the patents and publications listed on the accompanying Form PTO-1449, and other information contained herein, for consideration by the Examiner in connection with the examination of the above-identified patent application. Copies of the patents and publications are enclosed.

#### **REMARKS**

In accordance with the provisions of 37 C.F.R. 1.97, this statement is being filed (CHECK ONE):

(1)	within three (3) months of the filing date of a national application other than a continued prosecution application under 37 C.F.R. 1.53(d), or within three (3) months of the date of entry of the national stage as set forth in 37 C.F.R. 1.491 in an international application, or before the mailing of the first Office action on the merits, or before the mailing of a first Office action after the filing of a request for continued examination under 37 C.F.R. 1.114; or
(2)	after the period defined in (1) but before the mailing date of a final action or a notice of allowance under 37 C.F.R. 1.311, and
	the requisite Statement is below, <b>OR</b>
	the requisite fee under 37 C.F.R. 1.17(p), namely \$180.00, is included herein, or
(3)	after the mailing date of a final action or notice of allowance but before the payment of the issue fee, AND

Supplemental Information Disclosure Statement Serial No. 10/820,435 Page 2 of 2

the requisite Statement is below, AND
the requisite petition fee under 37 C.F.R. 1.17(p), namely \$180.00 is included herein

It is respectfully requested that each of the patents and publications listed on the attached Form PTO-1449, and other information contained herein, be made of record in this application.

#### **STATEMENT**

As required under 37 C.F.R. 1.97(e), Applicant(s), through the undersigned, hereby state either that [check the appropriate space only if either (2) or (3) is checked on the previous page <u>and</u> the Statement is required]:

- 1. Each item of information contained in the Information Disclosure Statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the Information Disclosure Statement; or
- 2. No item of information contained in the Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the person signing this Statement after making reasonable inquiry, no item of information contained in the Information Disclosure Statement was known to any individual designated in 37 C.F.R.

  1.56(c) more than three months prior to the filing of the Information Disclosure Statement.

Date: January 26, 2005 Reg. No. 44,691

Tel. No.: (617) 310-8085 Fax No.: (617) 790-0332

Email: gaff@tht.com

Respectfully submitted,

Brian M. Gaff, Esq.
Attorney for Applicants

Testa, Hurwitz, & Thibeault, LLP

(a limited liability partnership in dissolution)

High Street Tower 125 High Street

Boston, Massachusetts 02110

www.tht.com

3170043

1



### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANT(S):

Bellantoni et al.

SERIAL NO.:

10/820,435

**GROUP NO.:** 

2123

FILING DATE:

08-Apr-04

**EXAMINER:** 

Not yet assigned

TITLE:

System-Level Simulation of Devices Having Diverse Timing

## CERTIFICATE OF FIRST CLASS MAILING UNDER 37 C.F.R. 1.8

I hereby certify that this correspondence, and any document(s) referred to as enclosed herein, is/are being deposited with the United States Postal Service as first class mail, postage prepaid, in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on this 26<sup>th</sup> January 2005.

Monika A. Pychynska

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

#### Submitted herewith is/are:

- (1) Transmittal Form (1 pg.);
- (2) Information Disclosure Statement (2 pgs.);
- (3) Form PTO-1449 (5 pg.); copies of references cited C1-C50;
- (4) and a return receipt postcard.

9								
AN 3	1000 C		Application S	erial Number	10′8	320.435		
	Ÿ	Filing Date		08-4	Apr-04			
CEAD	Sinkitis	First Named	Inventor	Bell	antoni			
	TRANSMITTA	Group Art Ur	Art Unit		3			
		Examiner Na	xaminer Name		Not yet assigned			
	FORM		Attorney Docket No.		CDS-006			
			Patent No.		Not	applicable		
			Issue Date		Not	applicable		
		ENC	CLOSURES (cl	eck all that apply)				
☐ F	ee Transmittal Form			to File Missing		Notice of Appeal to Board of Patent Appeals and Interferences		
	☐ Check Attached ☐ Copy of Fee Transmittal Form		Formal Drawin			Appeal Brief (in triplicate)		
	Amendment/Response		Request For Co Examination (F Transmittal			Status Inquiry		
	☐ Preliminary ☐ After Final	l			$\boxtimes$	Return Receipt Postcard		
	☐ Affidavits/declaration(s) ☐ Letter to Official ☐ Draftsperson			Power of Attorney (Revocation of Prior Powers)		Certificate of First Class Mailing under 37 C.F.R. 1.8		
	including Drawings [Total Sheets]		Terminal Discl	aimer		Certificate of Facsimile Transmission under 37 C.F.R. 1.8		
	Petition for Extension of Time		Executed Declaration and Power of Attorney for Utility or Design Patent Application			Additional Enclosure(s) (please identify below)		
⊠	Information Disclosure Statement		Small Entity Statement					
	Form PTO-1449 Copies of IDS Citations C1-C50		CD(s) for large table or computer program					
	Certified Copy of Priority Document(s)		Amendment After Allowance		<u> </u>			
	Sequence Listing submission Paper Copy/CD Computer Readable Copy Statement verifying identity of above		Request for Ce Correction  Certificate duplicate)	of Correction (in				
CORRESPONDENCE ADDRESS SIGNATURE BLOCK								
Direct all correspondence to:  Patent Administrator Testa, Hurwitz & Thibeault, High Street Tower 125 High Street Boston, MA 02110 Tel. No.: (617) 248-7000 Fax No.: (617) 248-7100				Date: January 26, 20 Reg. No. 44,691 Tel. No.: (617) 310 Fax No.: (617) 790 Email: gaff@tht.cor	-8085 -0332	Respectfully submitted,  Brian M. Gaff, Esq. Attorney for Applicants Testa, Hurwitz & Thibeault, LLP (a limited liability partnership in dissolution) High Street Tower 125 High Street Boston, MA 02110		



### FORM PTO - 1449

## INFORMATION DISCLOSURE STATEMENT

ATTORNEY DOCKET NO.: CDS-006

APPLICANTS: Bellantoni et al.

SERIAL NO.: 10/820,435

FILING DATE: 8-Apr-2004 GROUP: 2123

	1	200111 (11) 110	DAME	NANCE		CLASS	CLIB	FILING DATE IF
EXAM. INIT.		DOCUMENT NUMBER	DATE	NAME		CLASS	SUB CLASS	APPROPRIATE
	A1	5,062,067	29-Oct-91	Schaefer e	et al.	364	578	15-Mar-89
	A2	5,437,037	25-Jul-95	Furuichi		395	700	7-Jun-93
	A3	5,502,661	26-Mar-96	Glunz		364	578	7-Oct-93
	A4	5,544,067	6-Aug-96	Rostoker	et al.	364	489	14-Jun-93
	A5	5,696,942	9-Dec-97	Palnitkar e	et al.	395	500	24-Mar-95
	A6	5,768,567	16-Jun-98	Klein et al		395	500	14-May-96
-	A7	5,784,593	21-Jul-98	Tseng et a	al.	395	500	29-Sep-95
	A8	5,809,283	15-Sep-98	Vaidyanat	han et al.	395	500	29-Sep-95
	A9	5,862,361	19-Jan-99	Jain		395	500	7-Sep-95
	A10	5,880,975	9-Mar-99	Mangelsdorf Grundmann Williams et al. Pauna Wang et al.		364	578	5-Dec-96
	A11	5,978,571	2-Nov-99			395	500	12-May-97
	A12	5,991,523	23-Nov-99			395	500.19	18-Mar-97
	A13	6,052,524	18-Apr-00			395	500.43	14-May-98
	A14	6,134,516	17-Oct-00			703	27	5-Feb-98
	A15	6,135,647	24-Oct-00	Balakrishr	nan et al.	395	500.19	23-Oct-97
	A16	6,152,612	28-Nov-00	Liao et al.		395	500	9-Jun-97
	A17	6,175,946 B1	16-Jan-01	Ly et al.		716	4	20-Oct-97
	A18	6,182,258 B1	30-Jan-01	Hollander		714	739	6-Feb-98
	A19	6,223,144 B1	24-Apr-01	Barnett et	al.	703	22	24-Mar-98
	A20	6,295,517 B1	25-Sep-01	Roy et al.		703	15	7-Apr-98
· · · · · · · · · · · · · · · · · · ·	A21	6,321,363 B1	20-Nov-01	Huang et	al.	716	4	11-Jan-99
	A22	6,466,898 B1	15-Oct-02	Chan		703	17	12-Jan-99

FORM PTO - 1449				ATTORNEY DOCKET NO.: CDS-006					
INFORMATION DISCLOSURE STATEMENT				APPLICANTS: Bellantoni et al.					
					SERIAL N	IO.: 10/8	20,435		
					   FILING E	ATE: 8-A	pr-2004	GROUP: 21	123
			FOREI	GN PAT	ENT DOC	UMENT	S		
EXAM. INIT.		DOCUMENT NUMBER	DATE	ATE COUNTR		SUB CLASS	FILING DATE	ABSTRACT ONLY	ENGLISH LANG (Y/N)
			OTHER A	RT, JOU	RNAL AR	TICLES,	ETC.		<u> </u>
EXAM. INIT.	ОТН	ER DOCUMENTS	S: (Including A	Author, Ti	tle, Date, Re	evant Page	s, Place of I	Publication)	
	C1	Andrews, J., A 95-96, 98, 100	•	Inc., "Co-v	erification sp	eeds SOC	design," El	ON, September	5, 2002, pp.
-	C2	Axis Systems,	Inc, "Xpert™ A	RM® Sol	ution," Datas	heet, <u>www</u>	.AxisSystem	ns.com, 2 pages	S.
	C3	Proceedings 1	Becker, M., "Faster Verilog Simulations Using a Cycle Based Programming Methodology," Proceedings 1996 IEEE International Verilog HDL Conference, Feb. 26-28, 1996, Santa Clara, CA, USA: IEEE Computer Society Press, 1996, pp. 24-31.						
	C4	Bell, G., "Solid	Bell, G., "Solidification – Static Functional Verification with Solidify," HDAC, Inc., 8 pages.						
	C5	International S	Björklund, D. et al., "A Language for Multiple Models of Computation," <i>Proceedings of the Tenth International Symposium on Hardware/Software Codesign</i> , May 6-8, 2002, Estes Park, CO, USA: CODES 2002, 2002 ACM, pp. 25-30.						
	C6	Braun, G. et al., "Using Static Scheduling Techniques for the Retargeting of High Speed, Compiled Simulators for Embedded Processors from an Abstract Machine Description," <i>International Symposium on System Synthesis</i> , Sept. 30-Oct. 3, 2001, Montreal, Quebec, Canada: 2001 ACM, pp. 57-62.							
	C7	Chatelain, A. et al., "High-Level Architectural Co-Simulation Using Esterel and C," <i>Proceedings of the Ninth International Workshop on Hardware/Software Codesign/CASHE</i> , April 25-27, 2001, Copenhagen, Denmark: 2001 ACM, pp. 189-194.							
	C8	Automation C	Choi, K. et al., "Incremental-in-time algorithm for digital simulation" Proceedings of the Design Automation Conference. Anaheim, June 12-15, 1988, Proceedings of the Design Automation Conference. Anaheim (DAC), New York, IEEE, US, vol. CONF. 25, 12-Jun-1988, pages 501-505.						
	С9		Clarke, P., "Cambridge startup claims speedier simulation tools," <i>EE Times</i> , <a href="http://www.eetimes.com/story/OEG2000424S0041">http://www.eetimes.com/story/OEG2000424S0041</a> ; April 24, 2000, 2 pages.						
EXAMIN	NER				DATE CONSIDERED				

	FORM PTO - 1449	ATTORNEY DOCKET NO.: CDS-006						
INFORMATIC	ON DISCLOSURE STATEMENT	APPLICANTS: Bellantoni et al.						
		SERIAL NO.: 10/820,435						
		FILING DATE: 8-Apr-2004 GROUP: 2123						
	OTHER ART, JOURNAL ARTICLES, ETC.							
C10	Clarke, P., "EDA tool generates bit- and http://www.eetimes.com/story/OEG200							
C11		into SystemC compilation," <i>EEdesign</i> , <u>Article.jhtml?articleID=17406761;</u> December 18, 2000, 2 pages.						
C12	Creusillet, B. et al., "Interprocedural ar Publishers, Amsterdam, NL, vol. 24, no	nalyses of Fortran programs" Parallel Computing, Elsevier b. 3-4, May 1998, pages 629-648.						
C13	1	ning to extend cycle simulation beyond synchronous circuits" of Technical Papers., 1997 IEEE/ACM International Nov. 1997.						
C14		OL simulation using native compiled code" Electronic London, GB, vol. 65, no. 803, 01-Nov.1993, page 51, 53, 55, 57.						
C15	C15 Duarte, D. et al., "Evaluating the Impact of Architectural-Level Optimizations on Clock Power,"  Proceedings of the 14 <sup>th</sup> Annual IEEE International ASIC/SOC Conference, Sept. 12-15, 2001,  Arlington, VA, USA: 2001 IEEE, pp. 447-451.							
C16	Edwards, C., "Two startups jump into chttp://www.design.com/article/printable pages.	co-verification," <i>EEdesign</i> , <u>Article.jhtml?articleID=17407943;</u> September 23, 2002, 3						
C17	C17 Edwards, C., "U.K.'s Celoxica, Tenison enter-co-verification fray," <i>Electronic Engineering Times</i> , October 14, 2002, pp. 24, 27.							
C18		to sequential code" Proc Des Autom Conf; Proceedings – Design scataway, NJ, USA, 2000, pages 322-327.						
C19	French, R.S. et al., "A General Method http://suif.stanford.edu/papers/rfrenchs	d for Compiling Event-Driven Simulations," Stanford University, 95/paper.html; 19 pages.						
C20	C20 Greaves, D., Tenison Technology, "VTOC Verilog -> C," International Workshop on Rapid System Prototyping, Tenison TechEDA, <a href="https://www.tenisontech.com">www.tenisontech.com</a> , pp. 1-12.							
C21	Gupta, S. et al., "Conditional Speculation and its Effects on Performance and Area for High-Level Synthesis," <i>International Symposium on System Synthesis</i> , Sept. 30-Oct. 3, 2001, Montreal, Quebec, Canada: 2001 ACM, pp. 171-176.							
C22	C22 Hoffman, A. et al., "A Framework for Fast Hardware-Software Co-simulation," <i>Proceedings; Design, Automation and Test in Europe. Conference and Exhibition 2001</i> , Munich, Germany, March 13-16, 2001. IEEE Computer Society 2001, pp. 760-764.							
C23	International Search Report PCT/US 0	3/35649 dated 01-Dec-04						
EXAMINER		DATE CONSIDERED						

	FORM PTO - 1449	ATTORNEY DOCKET NO.: CDS-006				
INFORMATIO	ON DISCLOSURE STATEMENT	APPLICANTS: Bellantoni et al.				
		SERIAL NO.: 10/820,435				
		FILING DATE: 8-Apr-2004 GROUP: 2123				
	OTHER ART, JOU	RNAL ARTICLES, ETC.				
C24	International Search Report PCT/US 03	3/35403 dated 14-Dec-04				
C25	International Search Report PCT/US 03	3/35508 dated 05-Jan-05				
C26	Processors," Proceedings of the 29th Ir	e Evaluation of Globally Asynchronous Locally Synchronous international Symposium on Computer Architecture (ISCA '02), in: IEEE Computer Society 2002, pp. 158-168.				
C27		Design Verification Methodology For Complex esign Automation Conference. Anaheim, June 9-13, 1997, New 1997, pages 83-88.				
C28	ACM/IEEE Design Automation Confe	nulation Using Waveform Relaxation" Proceedings of the rence. Anaheim, June 8-12, 1992, Proceedings of the rence (DAC), Los Alamitos, IEEE Comp. Soc. Press, US, vol.				
C29	computer systems" Modeling, analysis	en simulation framework for performance evaluation of and simulation of computers and telecommunication systems, mposium on San Francisco, CA, USA 29 Aug 1 Sept. 2002.				
C30	•	Cycle-Based Simulator for the Design of a Processor Core," IEEE Asia-Pacific Conference on ASICs, Aug. 23-25, 1999, 08-111.				
C31	Kravitz, S.A. et al., "Massively parallel York, US, vol. 10, no. 7, 01-Jul-97, page	switch-level simulation : A feasibility study" IEEE Inc. New s 871-894.				
C32		npiled Event Driven VHDL Simulation" Conference Conference on Supercomputing ACM New York, NY, USA, July				
C33		of Multiple Asynchronous Domains for Functional Verification," gas, Nevada, USA: 2001 ACM, 6 pages.				
C34	C34 Liu, J. et al., "Software Timing Analysis Using HW/SW Cosimulation and Instruction Set Simulator Proceedings of the Sixth International Workshop on Hardware/Software Codesign (CODES/CASF '98), March 15-18, 1998, Seattle, Washington, USA: 1998 IEEE, pp. 65-69.					
C35	Maurer, P.M, "Scheduling Blocks for Heirarchical Compiled Simulation," Technical Report DA-23, 1991, VCAPP Laboratory, University of South Florida, <a href="mailto:ftp://pangolin.csee.usf.edu/pub/facul.ty/maurer/tech-reports/da23_91.pdf">ftp://pangolin.csee.usf.edu/pub/facul.ty/maurer/tech-reports/da23_91.pdf</a> , 23 pages.					
C36	C36 McCammon, R. et al., "Cycle-accurate model speeds design," <i>EE Times</i> , <a href="http://www.eetimes.com/story/OEG19990615S0021">http://www.eetimes.com/story/OEG19990615S0021</a> ; November 13, 2002, 6 pages.					
EXAMINER		DATE CONSIDERED				

	FORM PTO - 1449	ATTORNEY DOCKET NO.: CDS-006				
INFORMATIO	ON DISCLOSURE STATEMENT	APPLICANTS: Bellantoni et al.				
•••		SERIAL NO.: 10/820,435				
	OTHER ART IOU	FILING DATE: 8-Apr-2004 GROUP: 2123 RNAL ARTICLES, ETC.				
C37		Inc., "Cycle Simulation Techniques," <i>Proceedings of the 1995</i> ence, March 27-29, 1995, Santa Cruz, CA, USA: IEEE				
C38		ng as a Codesign Scheduling Paradigm," <i>Proceedings of the</i> Iware/Software Codesign, May 3-5, 2000, San Diego, CA, 1-135.				
C39		the critical path have a crucial impact on the success of a n.com/editorial/2000/focusreport0008.html; November 13,				
C40	Stoye, W. et al., "Using Tenison VTOC Study," <i>GlobespanVirata</i> , TenisonEDA	™ for Large SoC Concurrent Engineering: A Real World Case www.tenison.com; pp. 1-13.				
C41	ithms for digital simulation" Integration, The VLSI Journal, Amsterdam, NL, vol. 7, no. 1, 01-Apr-1989, pages 21-34.					
C42		ware Co-Simulation Using VHDL Models," <i>Proceedings;</i> e. Conference and Exhibition, 1999, Munich, Germany, siety 1999, pp. 309-316.				
C43	TenisonEDA, "Engineering Manageme	nt in the SOC Era," <u>www.tenison.com,</u> 1 page.				
C44	TenisonEDA, "Hardware/Software Co-I	Design in the SOC Era," , <u>www.tenison.com;</u> pp. 1-7.				
C45	TenisonEDA, "Introducing VTOC™: Bri Tour, September 2002, <u>www.tenison.cd</u>	idging the SOC Co-Development Gap," <i>Tenison EDA World</i> om, 14 pages.				
C46	TenisonEDA, "VTOC 1.0 User Guide,"	www.tenison.com; pp. 1-51.				
C47	C47 Tension Technology, "A Verilog to C Compiler," Submitted to IEEE Transactions on Software Engineering, pp. 1-10					
C48	C48 Tenison Technology: Hardware & Software Working Together, "New cycle-based Verilog Compiler 50 to 100 times faster than behavioural simulation," <a href="https://www.tenisontech.com\news\nw010302.htm">www.tenisontech.com\news\nw010302.htm</a> ; March 1, 2002, 1 page.					
C49	C49 Tensilica, "Synopsys and Tensilica Partner to Provide New Cycle-Accurate Model Generation Platform, <a href="http://www.tensilica.com/html/pr 2000 05 24.html">http://www.tensilica.com/html/pr 2000 05 24.html</a> ; November 13, 2002, 3 pages.					
C50	Ye, W. et al., "The Design and Use of SimplePower: A Cycle-Accurate Energy Estimation Tool," Proceedings of the 37 <sup>th</sup> Design Automation Conference, Los Angeles, CA, USA: DAC 2000, 2000 ACM, pp. 340-345.					
EXAMINER		DATE CONSIDERED				
·	<del> </del>					